Principal Validation Lead

About […] […]’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At […], you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow.

For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, […] is a place to thrive, learn, and lead. Your Team, Your Impact The Principal Validation Engineer (Lead) will own the lab validation strategy and execution for advanced ASIC/SoC products integrating CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes. This role combines hands-on silicon bring-up and debug with technical leadership of validation activities, including test planning, methodology, and coordination across design, DFT, firmware, and product/test engineering.

What You Can Expect Define overall validation strategy and test plans for ASIC/SoC devices with CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes interfaces, covering functionality, performance, power, margining, and interoperability. Lead silicon bring-up and lab validation, including platform bring-up (boards, power, clocks, resets) and interface‑level validation for CXL/PCIe/DDR/HBM/SerDes. Provide technical direction to other validation engineers, including test plan reviews, debug guidance, and prioritizatio