Описание
Senior ASIC Design Verification Engineer - Slingshot This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world.
Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.
We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description: In this role you will be responsible for all phases of pre-silicon design verification, including design verification methodology, test-plan development, testbench development, coverage closure, and sign-off reviews.
Responsibilities
Follow and help define the team's design verification methodology. Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus. Plan and implement block and integration level scoreboards and checkers to verify functional behavior.
Write and analyze functional coverage, providing input to block level milestones.
Полное описание, компания и ссылка на вакансию — после входа.
ВойтиКонтакты работодателя (email/phone/telegram) скрыты из публичного превью —
отправьте резюме, чтобы мы связали вас напрямую.