Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

Market insights

Stack

Free. Sign in with email.

Apply

Upload your CV — we will connect you with the employer directly through our pool.

Description

Job Description Picture yourself developing advanced electronic systems deployed to protect members of our armed services on some of the nation's most sophisticated aircraft. Pretty rewarding, right? And now imagine doing that job while working in a fast-paced environment using state-of-the-art tools and methodologies, all the while increasing your knowledge, growing your skills, and advancing your career. BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, architect, and develop verification environments. Candidates will be given the opportunity to lead teams, mentor junior engineers, and contribute to the evolution of the company's verification processes and methodologies. While in this job you will Plan, architect, develop, and use configurable, self-checking testbenches implemented in SystemVerilog/UVM and/or VHDL; Develop constrained-random, metric-driven test plans and strategies to verify FPGAs performing signal processing and control functions in Electronic Warfare systems; Collect and analyze coverage metrics, then use that information to improve the effectiveness of testcases; Enhance your leadership skills while leading small to medium sized DV teams Create reusable Verification IP to be shared across the organization; Drive changes to our process and methodologies. Enhance your DV skills as well as your knowledge of Electronic Warfare while working with subject matter experts; Mentor junior engineers across multiple U.S. lo

Full description, company and the link to apply — after you sign in. Sign in

Employer contacts (email/phone/telegram) are hidden from the public preview — send your CV, and we will connect you directly.