We use technical cookies and Zorky's de-identified visit log. Yandex Metrica (data is stored on servers in Russia) runs only with your consent. We never sell data. More about cookies and statistics.
Zorky is in test mode — everything is free. Jobs and company pages are open to everyone; links to postings and your personal feed open after you sign up. Sign up →
← All jobs

Sr Principal Physical Design

Principal2 Locations2d ago
Stack
perlpython
Details
Experience
10+ years
Education
Master's degree
Show company and link
Free, after you sign in.
Apply
Upload your CV — employers and recruiters from different countries looking for your profile can contact you directly.
Send your CV →
Description

Business Line Description: NXP's MPU Engineering (ACE) team is a central engineering organization responsible for developing and delivering Systems-on-a-Chip (SoCs) for NXP's Automotive, Edge, and Radar Processing business lines. MME's SoC Hardware Architecture team produces architectural solutions covering the very wide-range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low power devices to highly-integrated, high performance, multi-domain devices compliant with the latest automotive and industrial safety and security standards.

We are seeking an experienced Digital Designer for Physical Design for advanced semiconductor products. This role will own end-to-end physical design execution across complex designs, driving delivery from RTL to silicon for cutting-edge technology nodes. The ideal candidate demonstrates deep technical expertise to implement a given design on silicon with optimized quality and meeting PPA targets.

Key

Responsibilities
  • End-to-End Physical Design Ownership Lead Physical design execution including floorplanning, synthesis, place & route, CTS, routing, STA, PDN, PDV and signoff. Drive timing, power, IR/EM, and physical verification closure to achieve tapeout readiness. Deliver optimized PPA (Power, Performance, Area) across complex designs. Aligns with internal expectations of implementing designs on silicon with optimal quality, PPA, and cost efficiency 2. Team Lead
Full description, company and the link to apply — after you sign in. Sign in
Employer contacts (email/phone/telegram) are hidden from the public preview. Send your CV so employers can reach you directly.
Urgent question? Message @termdocs